Regviz

NXP Semiconductors /NeoM3 /FLASHCTRL /ENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/NeoM3/FLASHCTRL/ENSET#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RESERVED)RESERVED0 (RDWR_SET_EN)RDWR_SET_EN 0 (RESERVED)RESERVED 0 (PROG1_SET_EN)PROG1_SET_EN 0 (RESERVED)RESERVED

Description

EEPROM interrupt enable set

Fields

RESERVED

Reserved. Read value is undefined, only zero should be written.
RDWR_SET_EN

Set read/write operation finished interrupt enable bit (EEPROM). 0: leave corresponding bit unchanged. 1: set corresponding bit.
RESERVED

Reserved. Read value is undefined, only zero should be written.
PROG1_SET_EN

Set program operation finished interrupt enable bit for EEPROM device 1. 0: leave corresponding bit unchanged. 1: set corresponding bit.
RESERVED

Reserved. Read value is undefined, only zero should be written.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data